

HA-2850 SPICE Operational Amplifier Macro-Model

Macro Model June 1998 MM2850.1

Introduction

This application note describes the SPICE macro-model for the HA-2850, a wide bandwidth op amp. The model was designed to be compatible with the well known SPICE program developed by the University of California in hope that most simulation software vendors follow this basic format and syntax. A schematic of the macro-model, the SPICE net listing and various simulated performance curves are included. The macro-model schematic includes node numbers to help relate the SPICE listing to the schematic. The model is designed to emulate a typical rather than a worst case part. Most AC and DC parameters are simulated. Significant poles and zeros are included to give the most accurate AC and transient simulation with minimum complexity.

Model Description

Input Stage

 D_P and D_N represent the differential input resistance. Input bias currents are created by I_1 and offset current is modeled with F_A . Source V_N represents the input offset voltage. No input parasitics due to package capacitance and lead inductance are included.

Gain Stage

 $\rm G_2,\,R_2,\,C_C,\,G_{OL}$, and $\rm R_D$ simulate open loop gain. $\rm C_C$ is the macro-model dominant pole capacitor, which effects slew rate and bandwidth.

Poles and Zeros

The HA-2850 macro-model uses a combination of complex zeros modeled with an RLC network plus a pole-zero pair and three additional poles using RC networks.

Output Stage

 E_{X1} , D_1 and D_2 model output current limiting. I_H and I_L are the power supply currents. D_{PH} , D_{PL} and G_{PS} vary the supply currents based on the op amp's output current. D_L , D_H , E_{CC} and E_{EE} provide voltage clamping on the output to simulate the typical output voltage swing. Some effects of output parasitics due to package capacitance and inductance are lumped with the poles.

Parameters Not Modeled


To maintain a simple macro-model, not all op amp parameters are modeled. Most of the parameters not modeled are listed below:

- · Temperature Effects
- · Differential Voltage Restrictions
- · Input Voltage and Current Noise
- Common Mode Restrictions
- Tolerances for Monte Carlo Analysis
- Power Supply Range


Spice Listing

```
Poles and Zeros
* COPYRIGHT (C) 1998 INTERSIL CORPORATION
                                                 EZZ 10 0 9 0 1.0
* ALL RIGHTS RESERVED
                                                 VZZ 10 11 0.0
                                                 CZZ 11 0 1E-12
* HA-2850 MacroModel
                                                 RZZ 11 0 1E+07
  Rev: 06-10-98 Alan Erzinger and Jeff Lies
                                                 FCZ 0 12 VZZ 1.0
                                                 RCZ 12 13 +1.7407E+01
* Pinout: +In -In Vcc Vee Out
                                                 LCZ 13 14 +6.1841E-08
                                                 CCZ 14 0 1E-12
.SUBCKT HA2850 1 2 4 5 3
                                                 RXZ 14 0 1E+07
.MODEL DP D IS=+1.0E-17 N=+2.3872
                                                 EP1 15 0 12 0 1.0
                                                RP1 15 16 +7.2967
.MODEL DN D IS=+1.0E-17 N=+2.3872
.MODEL DV D IS=+1.6146E-13 N=.2
                                                 RZ1 16 17 +1.99
.MODEL D1 D IS=1E-9 N=1
                                                 CP1 17 0 1E-10
.MODEL D2 D IS=1E-9 N=+1.0
                                                 EP2 18 0 16 0 1.0
RP2 18 19 +4.5486
                                                 CP2 19 0 1E-10
                                                 EP3 20 0 19 0 1.0
     Input Stage
* Value of source VN models VIO and may be
                                                 RP3 20 21 +8.0
adjusted as desired.
                                                 CP3 21 0 1E-10
                                                  EP4 30 0 21 0 1.0
VP 1 6 0
                                                 RP4 30 31 +8.0
VN 2 7 +1.0E-03
                                                 CP4 31 0 1E-10
I1 8 0 +1.004E-05
FA 2 0 VN +2.156998E-01
                                                        Output Stage
DP 6 8 DP
                                                 G2 0 22 31 0 1.0
DN 7 8 DN
                                                 R2 22 0 +5.0577E+02
FP 9 0 VP +6.03E+02
                                                 CC 22 23 +1.590E-11
FN 0 9 VN +6.029E+02
                                                 GOL 23 0 22 0 +2.0104E+03
GC 0 9 8 0 +2.7311E-06
                                                 RD 23 0 +6.07E-01
GPP 9 0 4 0 +3.4326E-06
                                                 DH 23 24 DV
GPN 9 0 5 0 +3.8529E-06
                                                 DL 25 23 DV
IRX 0 9 -3.0927E-06
                                                 ECC 24 0 POLY 1 4 0 -2.4167 1.0
RT 9 0 1.0
                                                 EEE 25 0 POLY 1 5 0 +2.5203 1.0
                                                  IH 4 0 +7.5422E-03
                                                 IL 0 5 +7.5382E-03
                                                 GPS 26 0 23 3 +2.6302E-02
                                                 DPH 4 26 DX
                                                 DPL 26 5 DX
                                                 D1 23 27 D1
                                                 D2 27 23 D2
                                                 EX1 27 0 POLY 2 23 0 3 0 0.0 +7.8568E-01
                                                 +2.1269E-01
                                                 RO 23 3 +3.80195E+01
                                                  .ENDS HA2850
```

Macro-Model Schematic



Model Performance








FIGURE 2. SMALL SIGNAL RESPONSE

Model Performance (Continued)




FIGURE 3. LARGE SIGNAL RESPONSE

All Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation 7585 Irvine Center Drive Suite 100 Irvine, CA 92618 TEL: (949) 341-7000 FAX: (949) 341-7123

Intersil Corporation 2401 Palm Bay Rd. Palm Bay, FL 32905 TEL: (321) 724-7000 FAX: (321) 724-7946

EUROPE Intersil Europe Sarl Ave. C - F Ramuz 43 CH-1009 Pully Switzerland

TEL: +41 21 7293637 FAX: +41 21 7293684

ASIA

FAX: +852 2730 1433

Intersil Corporation Unit 1804 18/F Guangdong Water Building 83 Austin Road TST, Kowloon Hong Kong TEL: +852 2723 6339